In this study, the validity and feasibility of UPT chaos for image encryption is demonstrated. This paper describes the design and implementation of a UPT chaotic signal generator for image encryption based on FPGA and Chua's system. In order to demonstrate the validity of the design, the signal generated by the chaotic signal generator is compared with Matlab simulations and used in an image encryption experiment. All of the experimental results indicate that using a UPT chaotic signal generator for image encryption is both practical and effective.
Introduction
Images contain large volumes of information and are considered one of the most important forms of expression. With the development of high-speed electronics, many conveniences have been delivered to people's lives that have also provided new opportunities for criminals. Therefore, image information security needs to be urgently addressed. Many novel methods have been proposed for image encryption. For example [1] , proposed an algorithm based on a Henon map and a high dimensional matrix transformation for image encryption [2] , proposed a novel bilateraldiffusion image encryption algorithm with compound chaos and LFSR [3] , proposed a chaos-based image encryption algorithm, and [4] proposed UPT (unary polynomial transformation) chaos for image encryption, which offers higher security and both proven validity and feasibility. Because the FPGA implement in hardware circuitry is characterised by a short development period and reliable performance, Yu Simin and Lv Jinhu [5] have designed a high order Chua's circuit and based on FPGA. These researchers' design achieves general complex high order circuit-based systems. Based on the UPT chaos method for image encryption, our work here proposes a chaotic signal generator. EP4CE15F17C8, which is a FPGA chip, is chosen to be the implementation processor. It integrates 15 408 reconfigurable logic units, 166 common I/O ports, 64 512 bytes storage units, and 112 multipliers, which are 8-bit and 4 phase-locked loops (PLL). Its global clock operates at 20 ns. All the hardware resources fully meet the actual requirements for the design. After designing the methodology, Matlab simulations and encryption experiments are conducted. The validity of this design was confirmed by the experimental results.
Generating the chaotic sequence
Because a small number of parameters and initial values can generate rich and complicated chaotic phenomena, Chua's system (shown in Fig. 1(a) ) in Ref. [6] is chosen as a pseudorandom sequence generator for this work. The normalised equations that describe Chua's system are as follows:
where
. The discrete equations of the normalised Chua's system (1) are:
where g¼m 1 x(n)þ0.5(m 0 Àm 1 )(jx(n)þ1jÀjx(n)À1j).
Both theoretical analysis and experimental data show that when the values of the normalised parameters satisfy the following conditions, the system is in a chaotic state: In order to arrive at a chaotic sequence for Chua's system, described by Eq. (2), this paper uses a fourth order RungeeKutta method with the initial conditions described in Eq. (3). The reason for choosing a fourth order RungeeKutta method is that high level of precision is associated with the results. However, at the beginning of the iteration, Chua's system cannot immediately enter into a chaotic state. Therefore, the previous 1000 points generated by x are abandoned.
In Quartus II, which is the development software for FPGA, Verilog is used for iterating the equations to arrive at the module used to generate Chua's chaotic sequence. The principle block diagram that describes the generation of Chua's chaotic sequence is shown in Fig. 1 , and its circuit module based on FPGA is shown in Fig. 2. Fig. 2 includes five sub modules. Module 1 is a piecewise function module used to generate the piecewise function g¼m 1 x(n)þ0.5(m 0 Àm 1 )(jx(n)þ1jÀjx(n)À1j). Module 2 is the calculation module related to the iteration interval. All the calculations performed for the iteration interval are accomplished using this module. Modules 3 and 4 calculate the intermediate values of variables x and z for Chua's system using the fourth order RungeeKutta method, respectively. Module 5 is the comprehensive calculation module. All of the intermediate calculation results exported from the above modules and the current iteration values are input into this module and calculated using the fourth order RungeeKutta equation.
FPGA implementation of Chua's system determined by UPT

For the general unary polynomialp(x)¼(axþb)
n under conditions that satisfy fn 1 n 16; n2N þ g, fa 1 a 9; a2N þ g and b ¼ 1 (to simplify the problem), this paper performs MATLAB simulations on the Lyapunov exponent (LE) of Chua's system with different a and n values in the conditions above, as shown in Fig. 3 . From the changing n-a-LE relationship curve, it is clear that the LE for Chua's system transformed by the unary polynomial with a ¼ 2 and n ¼ 8 is the largest, meaning that effective image encryption will be the best. Therefore, the best unary polynomial (described by Eq. (4)) is chosen form a general unary polynomial for transforming Chua's chaotic sequence:
This paper chooses Eq. (4) to transform Eq. (2). A schematic diagram of the UPT module is shown in Fig. 4 . There are three sub modules in the UPT module, which process the squaring operation and conducts the exponential operation shown in Eq. (4). The sequential values x(n) output by the module used to generate Chua's chaotic sequence are input into the UPT module to arrive at the final Chua's chaotic sequence.
Testing the system
In order to ensure the correctness of the design, the design module in the FPGA should be tested. In this section, testing of the UPT chaotic sequence and image encryption is described.
(1) The test of UPT chaotic sequence To ensure that the implementation results from the FPGA are correct, the values for Chua's chaotic sequence, which are determined from the fourth order RungeeKutta method in the FPGA, are used to determine if the results are consistent with the Matlab simulation results. To this end, a hardware test was performed on the module used to generate Chua's chaotic sequence, which is described below.
First, the phase diagram of the Chua's chaos generated by the fourth order RungeeKutta method is calculated in Matlab. The simulation result is shown in Fig. 5 . The iteration interval h for the fourth order RongeeKutta method is chosen as 2
À3
, and then the generation module for the UPT chaotic sequence generator is compiled. The compiled file is generated and downloaded to the FPGA. The 10-bit chip pins used for outputting the iteration x(n), y(n), and z(n) are connected to the AD7520, which is a 10-bit modulus conversion chip, so that the phase diagram can be seen on an analog oscilloscope, as shown in Fig. 6. Figs. 5 and 6 show the generation module used for Chua's chaotic sequence generated by the FPGA, which can generate Chua's chaos.
The UPT Chua's chaos is simulated in a Matlab environment, where the xey phase diagram is shown in Fig. 7 . Then, the UPT Chua's chaos is D/A transformed in the FPGA, with the oscilloscope display of the UPT chaotic xey phase diagram shown in Fig. 8 . As shown in Figs. 7 and 8 , the UPT Chua's chaos generated by the FPGA is the same as in the Matlab simulation result.
(2) The test of image encryption In order to ensure the UPT chaotic signal generator can be used for image encryption, an image encryption experiment was conducted. In the experiment, the clear image shown in Fig. 9 is chosen for encryption. A 32-bit hexadecimal number: "1234567890ABC-DEF1234567890ABCDEF" is chosen as the encryption key. After inputting the image into the UPT chaotic image encryption system, the cipher image is created, as shown in Fig. 10 . Because the UPT Fig. 9 . The original image. chaotic image encryption method in the paper is a symmetric key, the process of decrypting the image is the same as encrypting. When the key "1234567890ABCDEF1234567890ABCDEF" is applied, the deciphered image shown in Fig. 10 is produced. As Figs. 9 and 11 show, when the keys are correct, the decrypted image is the same as the encrypted image. However, if the first bit "1" of the hexadecimal key is changed to "0", that is the first 4 bits "0001" of the 128-bit binary key is changed to "0000" (corresponding to only one bit of the binary number being changed), the hexadecimal key is changed to "0234567890ABCDEF1234567890ABCDEF", which is different from the encryption key. If this incorrect key is used, an incorrect deciphered image results, as shown in Fig. 12 . From the result in Fig. 12 , we see that any encrypted information cannot be seen, even if there is the one incorrect bit in the 32-bit hexadecimal key.
The encryption and decryption experiments show that the chaotic signal generator can be used for image encryption and decryption and is sensitive to the keys used, meaning that the chaotic signal generator offers a high degree of security. The experiment also demonstrates the validity and feasibility of using the FPGA implementation in a UPT chaotic signal generator for image encryption.
Conclusions
Utilising UPT chaos, this paper employs a chaotic signal generator for image encryption based on FPGA. The testing of the UPT chaotic sequence and performing an image encryption experiment demonstrated the feasibility and validity of using the UPT chaotic signal generator based on FPGA for image encryption. The experimental results indicate that if even one bit of the 32-bit hexadecimal key is changed, the encrypted image cannot be deciphered. Therefore, the security of the generator is notably high. Compared with other Chua's systems, the implementation of the UPT chaotic signal generator is easier. Only a change to the unary polynomial is required to create a chaotic sequence with different chaotic characteristics.
